Towards integrating hardware Data Plane acceleration in Network Functions Virtualization

  1. Franco, David
  2. Atutxa, Asier
  3. Sasiain, Jorge
  4. Ollora, Eder
  5. Higuero Aperribay, Marivi
  6. Astorga, Jasone
  7. Jacob, Eduardo
Liburua:
JITEL 2021 Libro de Actas: XV Jornadas de Ingeniería Telemática, A Coruña 2021
  1. Carneiro Díaz, Victor Manuel (ed. lit.)
  2. Vigoya Morales, Laura Victoria (ed. lit.)

Argitaletxea: Universidade da Coruña

ISBN: 978-84-09-35131-2

Argitalpen urtea: 2021

Orrialdeak: 224-227

Biltzarra: Jornadas de Ingeniería Telemática (15. 2021. A Coruña)

Mota: Biltzar ekarpena

DIALNET GOOGLE SCHOLAR lock_openSarbide irekia editor

Laburpena

This paper proposes a framework for integrating data plane (DP) acceleration within the Network Functions Virtualization (NFV) architecture. Data plane programming (DPP) proves to be beneficial for NFV environments, as it provides full packet forwarding flexibility through the use of self-designed algorithms. Additionally, DPP provides high-performance networking, as the DP can be configured to execute specific functions on dedicated hardware. We present an integration of the DP acceleration within the ETSI NFV architecture that leverages custom DP functions implemented in hardware switches using P4 language. Besides, Open- Stack and Kubernetes are used as Virtualized Infrastructure Managers (VIMs) and Open Source MANO (OSM) as the Management and Orchestration (MANO) element. Keywords—P4, NFV, data plane acceleration

Datuen iturria: Dialnet